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1.0 Introduction
Due to the inherent potential of parallel processing, a lot of attention has focused on massively parallel 
computer architecture. To a large extent, the performance of a massively parallel architecture is a 
function of the flexibility of its communication network. The ability to configure the topology of the 
machine determines the ease with which problems are mapped onto the architecture. If the machine is 
sufficiently flexible, the architecture can be configured to match the natural structure of a wide range 
of problems.
There are essentially four unique types of massively parallel architectures:
1. Cellular Arrays
2. Lattice Architectures [21, 30]
3. Connection Architectures [19]
4. Honeycomb Architectures [24]
All four architectures are classified as SIMD. Each, however, offers a slightly different solution to the 
mapping problem. The first three approaches are characterized by easily distinguishable processor, 
communication, and memory components. In contrast, the Honeycomb architecture contains multi­
purpose processing/communication/memory cells. Each cell can function as either a simple CPU, a 
memory cell, or an element of a communication bus.
The conventional approach to massive parallelism is the cellular array. It typically consists of an 
array of processing elements arranged in a mesh pattern with hard wired connections between neigh­
boring processors. Due to their fixed topology, cellular arrays impose severe limitations upon interpro­
cessor communication.
The lattice architecture is a somewhat more flexible approach to massive parallelism. It consists of a 
lattice of processing elements embedded in an array of simple switching elements. The switching ele­
ments form a programmable interconnection network. A lattice architecture can be configured in a 
number of different topologies, but it is still only a partial solution to the mapping problem.
The connection architecture offers a comprehensive solution to the mapping problem. It consists of a 
cellular array integrated into a packet-switched communication network. The network provides tran­
sparent communication between all processing elements. Note that the communication network is phy­
sically abstracted from the processor array, allowing the processors to evolve independently of the net­
work.
The Honeycomb architecture offers a unique solution to the mapping problem. It consists of an array 
of identical processing/communication/memory cells. Each cell can function as either a processor cell, 
a communication cell, or a memory cell. Collections of Honeycomb cells can be grouped into multi­
cell CPUs, multi-cell memories, or multi-cell CPU-memory systems. Multi-cell CPU-memory systems 
are hereafter referred to as processing clusters. The topology of the Honeycomb is determined at 
compilation time. During a preprocessing phase, the Honeycomb is adjusted to the desired topology.
The Honeycomb cell is extremely simple, capable of only simple arithmetic and logic operations. The 
simplicity of the Honeycomb cell is the key to the Honeycomb concept.
As indicated in [24], there are two main research avenues to pursue in furthering the Honeycomb con­
cept:
1. Analyzing the design of a uniform Honeycomb cell
2. Mapping algorithms onto the Honeycomb architecture
This technical report concentrates on the first issue. While alluded to throughout the report, the 
second issue is not addressed in any detail.
The rest of this report discusses the basic requirements of the Honeycomb architecture, the advantages 
of the Honeycomb approach, and a possible implementation of a Honeycomb in conventional technol­
ogy. To adequately assess the requirements of the Honeycomb architecture, a survey of a number of 
massively parallel architectures was conducted prior to the design work.
2.0 Survey
A survey of a number of massively parallel architectures was conducted to better determine the neces­
sary capabilities of a Honeycomb system. Each architectural analysis followed a common format:
1. Introduction
2. Interconnection Network
3. Processing Element Architecture
4. Processing Element Local Memory
5. Controller
6. Conclusion
Appendix A contains a one page summary of each architecture surveyed.
Using the results of the survey, a list of desirable capabilities was compiled. Some of capabilities are 
universal; others are not. Some architectures support most of these capabilities; others support only a 
few. Not all the capabilities are compatible, i.e. inclusion of one capability may preclude another. 
The list of capabilities merely represents a set of useful features supported by existing massively paral­
lel architectures. A Honeycomb architecture should support all of the features which are compatible 
with the Honeycomb concept.
The list of capabilities assumes a massively parallel, SIMD architecture consisting of a controller, an 
array of bit-serial processing elements, and an interconnection network. In some architectures, the 
interconnection network is an integral part of of the processor array; in other architectures, it is an 
independent entity. The capabilities are divided into three categories: interconnection network, pro­
cessing element architecture, and controller.
2.1 Interconnection Network
1. Every architecture has direct connections between adjacent processing elements to allow low 
overhead communication. Most architectures define the processor array in terms of a mesh; a 
few define the topology in terms of a binary tree or a pyramid.
2. Several architectures embed the processor array in an array of programmable switches [21, 30]. 
The switch lattice usually supports a restricted set of regular interconnection topologies.
3. One architecture, namely the Connection Machine [19], supports transparent communication 
between any and all processing elements. A hardware-based packet-switched communication 
network allows for dynamic message routing.
4. Most architectures allow processing to be overlapped with I/O. Usually, data is shifted in or out 
of the processor array through a dedicated interconnection network without interrupting process­
ing.
2.2 Processing Element Architecture
1. Most architectures support a complete set of logic and arithmetic functions. Memory-based 
architectures usually have a two-address instruction format; register-based architectures usually 
have a three-address format.
2. Every architecture supports conditional operations. Usually an enable register determines if a 
particular processing element is masked on or off.
3. Every architecture allocates a reasonable amount of memory to each processing element. If 
local memory is implemented with external RAM, a small register file is also warranted.
23 Controller
1. Most architectures allow each processing element to signal the controller in response to a query.
Usually the controller receives the logical OR of the assertions of the individual processing ele­
ments. ■'
2. Some architectures allow the controller to retrieve information from the local memory of a par­
ticular processing element [19].
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3. Some architectures support pseudo-MIMD control by allowing each processing element to 
modify instructions broadcast by the controller. ALU functions, data-routing directions, and data 
addresses are all subject to modification [21, 23].
- 4 -
3.0 Advantages
Although the Honeycomb concept is a clean, structured approach to massive parallelism, the advan­
tages of the approach are rather subtle. Most stem from die fact that a Honeycomb is an unbiased 
host, i.e. it can be configured to match any planar topology.
3.1 Dynamic Resource Allocation
3.1.0 Memory
In a conventional architecture, resources are permanently assigned to the processing elements. Each 
processing element is outfitted with enough memory to support the most memory-intensive algorithm 
intended for the architecture. In contrast, resources are allocated as needed in a Honeycomb system. 
Each processing cluster is allocated memory according to the needs of the current algorithm.
If an algorithm requires only half of the memory supported by each processing element, a conven­
tional architecture can either ignore half of the memory or use each physical processing element as 
two virtual processing elements. The former option restricts the size of die problem; the latter option 
serializes the algorithm. In a Honeycomb system, we simply allocate the necessary memory to each 
processing cluster. There are no unused resources and there is no serialization.
Naturally there is an overhead associated with the ability to dynamically configure a Honeycomb sys­
tem. The extent of that overhead is one measure of the viability of the Honeycomb approach. The 
Honeycomb cell design presented later in this report estimates the cost of this overhead for a particu­
lar Honeycomb implementation.
3.1.1 Switches
In a lattice architecture, the number of switches between adjacent processing elements influences both 
processing element utilization and the ease of embedding various interconnection patterns in the lattice 
[30]. In a conventional lattice architecture, the number of switches is fixed by the most complex algo­
rithm intended for the architecture. In a Honeycomb system, the number of switch cells between pro­
cessing clusters is algorithm dependent. Confronted with an algorithm which does not demand a full 
set of switches, a conventional lattice architecture simply bypasses the unneeded switches. A Honey­
comb system, on the other hand, is free to allocate all its cells to processing clusters.
Again, flexibility has a price. Determining an acceptable price is a difficult problem. The Honey­
comb cell design presented later in this paper estimates the cost of this flexibility for a particular 
Honeycomb implementation.
3.2 VLSI
The Honeycomb approach is further justified by recent trends in VLSI [22]. As the feature size of 
VLSI technology decreases, both circuit density and device switching speeds increase. While switch­
ing delays are proportional to device dimensions, however, propagation delays are inversely propor­
tional to the dimensions of interconnect. To overcome this problem in submicron VLSI designs, 
active devices and interconnect often adhere to different minimal feature sizes. Hence, as device 
dimensions decrease, the area consumed by a series of programmable switches steadily approaches the 
area consumed a segment of interconnect. In other words, the penalty in speed and area associated 
with an indirect connection is inversely proportional to device dimensions.
33 Mapping Algorithm to Architecture
A primary justification for the Honeycomb approach is the ability to embed both regular and irregular 
planar interconnection patterns in a Honeycomb system. For our purposes, a regular interconnection 
pattern exhibits a consistent global structure as well as a significant level of locality. While Honey­
comb systems are a natural target for regular patterns, Honeycomb systems encounter a couple of 
potential complications with irregular patterns. First, the number of Honeycomb cells devoted to the 
interconnection network may be unacceptable. The definition of unacceptable, however, is not clear. 
Second, individual paths within the interconnection network may pass through a long series of Honey­
comb cells. Propagation delays may be quite significant. The compiler, however, could maintain the
integrity of the algorithm by incorporating knowledge of critical path delays into the code generation 
sequence. If the algorithm exploits the parallelism inherent in the Honeycomb system, the speedup 
due to parallelism should more than outweigh the slowdown due to long signal paths.
Since a Honeycomb is by definition planar, patterns with a natural planar topology map without 
modification onto a Honeycomb. If a pattern lacks a planar representation, however, is it possible to 
generate a mapping from pattern to Honeycomb? In general, nonplanar topologies are probably not 
candidates for Honeycomb systems.
Consider, however, a problem which demands an irregular, nonplanar interconnection pattern, but exhi­
bits a moderate degree of locality. Generating an efficient mapping from pattern to architecture is 
analogous to generating a layout for a comparable VLSI circuit. The overall pattern of interconnec­
tions in a VLSI circuit is usually irregular, but it does exhibit a certain degree of locality. While the 
circuit is embedded in silicon, the pattern is embedded in a Honeycomb system. Li most cases, the 
search for an optimal circuit layout is NP-complete. As a consequence, most automatic placement and 
routing packages construct a layout in which rows of functional blocks are alternated with rows of 
interconnect. Restricting the solution space simplifies the search for an adequate solution. If the com­
piler mapping the pattern onto the Honeycomb adopts a similar strategy, it may be able of embed the 
pattern in a Honeycomb.
Unfortunately, this mapping strategy suffers from the two problems associated with irregular planar 
topologies. In addition, this mapping strategy relies on a complex mapping algorithm. Does the poten­
tial for an increase in execution speed justify the effort required to generate a mapping from algorithm 
to architecture?
In light of the questions raised so far, it is obvious that the mapping process is a complex issue. For­
tunately, it is not the primary subject of this report. More research in the area is needed before we 
can characterize the capabilities and limitations of the Honeycomb approach.
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4.0 Honeycomb Architecture
The proposed Honeycomb system consists of a control unit and an array of Honeycomb cells. Each 
Honeycomb cell functions as a CPU, a memory extension, or a communication switch. Collections of 
cells can serve as multi-cell processing clusters. In a cluster, a single cell serves as the CPU; the 
other cells merely extend the memory available to the CPU. Processing clusters range in size from a 
single cell to 64 cells. The control unit manages the flow of data in and out of the cell array and 
controls the operation of all the processing clusters.
An ideal Honeycomb cell is a simple yet multi-purpose building block. Unfortunately, extra hardware 
is necessary to support three different modes of operation. To maintain a balance between flexibility 
and simplicity, a lot of the hardware in the proposed cell is used in all three operational modes. To 
simplify the cell even further, the proposed architecture places some constraints on the way cells are 
clustered.
The configuration of the cell array is determined at compile time. During a pre-processing phase, die 
cell array is adjusted to match the necessary topology. All cells are loaded with a function (CPU, 
memory, or switch); switch cells are properly configured; and data is loaded into CPU and memory 
cells.
Connections between adjacent processing clusters need not pass through a communication switch. 
Connections established through a series of switches are static, circuit-switched connections.
4.1 Honeycomb Cell
The logical structure of the Honeycomb cell is shown in figures 1, 2, 3, and 4. Figure 5 contains a 
list of each signal name and its description. The cell consists of a simple ALU, a 64-bit RAM, a 6-bit 
address register, a 2-bit function register, a 1-bit enable register, a 1-bit I/O register, an 8x8 switch, 
and control logic. The control signals and clock signals are generated by the controller.
The cell functions as a CPU, a memory extension for a CPU, or a communication switch. As shown 
in figure 6, the contents of the function register determine the mode of the cell. A processing cluster 
consists of a single CPU cell and up to 63 attached memory cells.
Cell clusters are defined in terms of a cartesian coordinate system. Each cell within the cluster is 
assigned a twos-complement (x,y) address. Both the x-coordinate and the y-coordinate range from -4 
to +3. The CPU cell must be located at cell address (0,0). There is also a restriction on the place­
ment of memory cells. From each memory cell there must be a direct horizontal path, through other 
memory cells if necessary, to the line x=0, and then a direct vertical path, again through other 
memory cells if necessary, to the CPU.
Each cell is directly connected to each of its 8 neighbors. A transmit line from each of the 8 neigh­
bors as well as a data line from the north, south, east, and west neighbors enter the cell as inputs. A 
corresponding set of output lines leave the cell. A single internal data signal is connected to the 
north, south, east, ami west neighbors and 8 independent internally generated transmit signals are con­
nected to the 8 neighbor cells. The data lines handle intra-cluster data transfers between memory and 
CPU cells. The transmit lines handle inter-cluster communication.
The configuration of the I/O register allows overlapped VO and data processing. While the processing 
clusters are working, columns of input data are shifted left across the array through the VO registers 
until a complete plane of data is in place. The entire input plane is operated on in a single instruction 
cycle. In a similar vein, a plane of data is output by loading the VO registers and then shifting them 
out column by column through the right side of the array. To maximize VO bandwidth, input and 
output are overlapped. Only CPU cells have functional VO registers. All other I/O registers are 
bypassed as data is shifted through the array.
CPU cells signal the controller by setting R0. The controller receives the logical OR of the assertions 
of the individual CPU cells. Memory cells and switch cells cannot signal the controller.
Each cell contains mi enable register to support conditional operations. If its enable register is set, a 
CPU or memory cell can write data in its RAM. Each instruction can optionally override the enable
register. When an instruction specifies that the enable register be loaded, all the eatable registers 
within a cluster are loaded with the same state. The enable register does not affect the operation of a 
switch cell.
4.1.0 CPU Mode
The Honeycomb can function as a simple bit serial CPU. In CPU mode, die RAM serves as a general 
purpose memory, the address register is set to (0,0), and the 8x8 switch is disabled.
The cell architecture is based on a three phase instruction cycle. During phase one, a single bit 
operand is loaded into an ALU input register. During phase two, a second operand is loaded into the 
other ALU input register. During phase three, the ALU computes a result and that result is stored in 
memory. Both ALU inputs as well as the ALU result are optionally complemented.
ALU input sources include: internal RAM (CPU RAM), internal transmit signals (transmit signals 
incident upon the CPU cell), external RAM (RAM in an attached memory cell), external transmit sig­
nals (transmit signal incident upon an attached memory cell), the I/O register, and a hard wired zero. 
Note that the transmit signals are meaningless unless the source cell lies on the periphery of the pro­
cessing cluster.
Assuming the I/O register or the hard wired zero are not selected as the data source, the source is 
internal if the cell select control lines (CO - C5) are all zero; otherwise the source is external. If the 
data source is external, the CPU cell uses the algorithm illustrated in figure 7 to determine whether the 
data will arrive on the north, south, east, or west data line.
The CPU cell broadcasts the ALU result through its data line to all attached memory cells. Possible 
destinations for the ALU result include internal RAM, external RAM, all the enable registers in the 
cluster, and the CPU I/O register.
If the cell select control lines are all zero during the write phase, the result is written into internal 
RAM; if the cell select lines match the address of an attached memory cell, the result is written into 
the RAM of that cell; and if the cell select lines do not match the address of any cell within the clus­
ter, the result is not stored in RAM. The result can be loaded into all the enable registers in die clus­
ter and/or the CPU I/O register at the same time it is written into RAM.
Because the ALU inputs and output are optionally complemented, the ALU shown in figure 2 supports 
a full set of logical and arithmetic operations.
In CPU mode and memory mode, the 8x8 switch is disabled. Each outbound transmit signal is simply 
the contents of Rl. Hence, only transmit signals emanating from cells on the periphery of a cluster 
have the potential to reach another cluster, and only transmit signals incident upon periphery cells 
cany meaningful information for the CPU.
4.1.1 Memory Mode
The Honeycomb cell can function as a 64-bit memory attached to a CPU cell. There are essentially 
two differences between memory mode and CPU mode. First, a memory cell does not contribute to 
the SUM OR tree. Second, instead of forwarding the internal ALU result to its RAM, a memory cell 
forwards the ALU result generated by the CPU cell.
During the first phase of an instruction cycle, every memory cell loads an ALU operand using the 
same selection algorithm that the CPU cell uses (figure 7). Each memory cell also forwards this 
operand through its data line to all four adjacent cells. In this manner, the correct operand is passed 
from memory cell to memory cell until it reaches the CPU cell. The second phase of the instruction 
cycle is identical. During die third phase of the instruction cycle, every memory cell selects a result 
from an adjacent cell according to the algorithm shown in figure 8. The algorithm indicates whether 
the result generated by the CPU cell will arrive on the north, south, east, or west data line. Each 
memory cell also forwards the selected result through its data line to all four adjacent cells. In this 
manner, the result generated by the CPU cell is broadcast to all associated memory cells. Only if the 
cell select lines match the address of a memory cell does it actually write a result in its RAM.
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Note that during a read or write phase of an instruction, a data item must pass through a maximum of 
7 intermediate cells before reaching its destination.
4.1.2 Switch Mode
The Honeycomb cell can function as a switch which routes transmit signals through itself. Switch 
cells facilitate circuit-switched communication between remote cell clusters. As illustrated in figure 4, 
each of the eight transmit signals leaving the switch cell is the logical OR of any combination of 
transmit signals entering the cell. Allowing signals to be combined in this manner provides a signal 
fan-in capability in addition to the inherent capability to fan signals out.
The RAM controls the configuration of the switch. Usually, it is loaded before program execution or 
during a break in program execution. During execution, a switch cell behaves exactly like a memory 
cell, except it never writes to its RAM.
4.2 Cell Efficiency
One measure of the feasibility of the Honeycomb concept is the amount of extra hardware necessary 
to support three different modes of operation. To determine the extent of the extra hardware, we 
compare the resources consumed by the Honeycomb cell to the resources consumed by hypothetical 
cells dedicated to each of the modes of operation. At worst, the Honeycomb cell might consume the 
sum of the resources consumed by the three dedicated cells. At best, the Honeycomb cell might only 
consume the resources of the largest dedicated cell, i.e. the largest dedicated cell could emulate the 
other two dedicated cells. The more cell resources utilized in all three modes, the greater the cell 
efficiency.
Because the Honeycomb cell is relatively simple, an efficient implementation would demand a custom 
layout Under these circumstances, the best way to measure resource efficiency would be to construct 
a layout of each of the four cells and compare the area consumed by each. Unfortunately, due to the 
nature of this report, this approach is not feasible.
Alternatively, each cell is designed using a textbook NMOS design style and the transistor counts for 
the four cell designs are compared. Although this approach sacrifices some accuracy, it provides a 
rough estimate of the efficiency of the Honeycomb cell. It is generally accepted that there is a 
correspondence between the complexity of a VLSI design and the portion of the design area consumed 
by interconnect Since all four cells are roughly the same order of complexity, ignoring interconnect 
should not have a drastic effect on our comparisons.
Figure 9 contains the transistor counts for all four cells. Percent utilization refers to the percentage of 
Honeycomb cell resources effectively utilized in each mode. Note that pass gate logic was used 
extensively in all four cell designs. The Honeycomb cell is shown in figures 1, 2, 3, and 4. The 
dedicated communication switch is simply a 64-bit shift register, an 8x8 switch, and some control 
logic. The dedicated CPU is almost identical to the Honeycomb cell except it lacks the 8x8 switch 
and some of tiie control logic. The memory cell is a Honeycomb cell minus the ALU, the 8x8 
switch, and some of the control logic.
Because the RAM accounts for over half the transistors in the Honeycomb cell, and the RAM is util­
ized in all three modes of operation, the percent utilizations shown in figure 9 are directly dependent 
upon the size of the RAM. If we modify the Honeycomb cell so that the RAM is reduced to 8 bits, 
the address register is extended to 8 bits and both the RAM and the address register are used to con­
trol a 4x4 switch, the percent utilizations shown in figure 9 drop to about 45, 45, and 45. In CPU 
mode and memory mode, there is no practical limit to the amount of RAM the Honeycomb cell can 
utilize. In switch mode, however, it is not likely that the Honeycomb cell can utilize more than 64 
control bits. To maintain acceptable resource utilization in switch mode, the cell is effectively res­
tricted to a maximum of 64 bits of memory.
Although the ALU is not used in memory or switch mode, it does not have a significant impact on the 
percent utilizations shown in figure 9 because the ALU accounts for less than 9 percent of the transis­
tors in the Honeycomb cell.
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The 8x8 switch accounts for about 15 percent of the transistors in the Honeycomb cell. Since it is not 
used in CPU or memory mode, the switch has a moderate impact on resource utilization in CPU and 
memory mode.
Note that almost every bit within the Honeycomb cell RAM drives an internal bus as well as an exter­
nal gate. Most bits drive the select lines of the 8x8 switch. A standard RAM probably could not 
drive the additional load. Without thorough simulation, however, it is not clear what type of design 
modifications would suffice. Again, due to the nature of this report, figure 9 ignores the possibility 
that a costlier design (in terms of transistors) would be necessary.
While the cell comparisons shown in figure 9 are indicative of the efficiency of a single Honeycomb 
cell, they do not reflect the efficiency of a large processing cluster. To measure the efficiency of a 
large processing cluster, we compare the resources consumed by a 64-cell cluster to the resources con­
sumed by a comparable dedicated processing element. This processing element is similar to the dedi­
cated CPU cell mentioned above except it contains 4K-bits of memory and it does not need interface 
circuitry to allow it to coalesce with other processing elements. Figure 10 contains transistor counts 
for the two implementations. Processing clusters smaller than 64 cells have percent utilizations 
between that of the 64-cell cluster and that of a single Honeycomb cell.
4.3 Embedding Interconnection Patterns
Most planar interconnection patterns are easily embedded in the proposed Honeycomb architecture. 
As long as a pattern has a planar topology, the Honeycomb can be configured to match its structure. 
Figures 11, 12, and 13 show several common interconnection patterns embedded in the Honeycomb. 
The mesh pattern is used in image processing algorithms and matrix operations; the binary tree pattern 
is used in searching and sorting algorithms; and the FFT pattern is used to compute an FFT.
The proposed architecture is also amenable to less structured planar interconnection patterns. As indi­
cated earlier, however, additional research is necessary to identify algorithms which fall into this 
category.
4.4 Extensions
There are several potential extensions to the Honeycomb cell design shown in figures 1, 2, 3, and 4.
1. In the proposed implementation of the Honeycomb cell, 8 bits of RAM as well as the entire 6- 
bit address register are unused in switch mode. Only 56 bits are necessary to control the switch. 
If the RAM contained only 50 bits, and both the RAM and the address register were used to 
control the switch, resource utilization would increase somewhat in switch mode. Resource utili­
zation would also decrease in CPU and memory mode, but only slightly.
2. In an ideal Honeycomb architecture, collections of cells can serve as multi-bit CPUs. The pro­
posed architecture does not support multi-bit CPUs. With a few modifications, however, the 
proposed architecture could support a restricted multi-cell CPU configuration. If the carry out of 
each ALU is connected to the carry in of its north neighbor, we could create vertically oriented 
multi-cell CPUs. In extended CPU mode, a cell would derive its carry from an adjacent cell; in 
normal CPU mode, a cell would derive its carry internally. The suggested north-south orienta­
tion of the multi-cell CPU is convenient because it guarantees an organized I/O scheme given 
the east-west orientation of the I/O network.
The suggested multi-cell CPUs suffer two primary drawbacks. First, the cascaded ALUs will 
behave like extremely slow ripple carry adders and second, multi-cell CPUs will be restricted to 
512 words of memory. Each bit of the CPU will only have a single column of attached 
memory cells and the maximum length of that column is 8. The limit on the length of that 
column could be relaxed, but propagation delays would correspondingly increase.
3. In the proposed implementation of the Honeycomb architecture, switch cells are merely static 
switches. Since every cell has an ALU and RAM, a slightly modified Honeycomb cell might be 
able to support some form of dynamic packet-switched data routing mechanism.
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5.0 Conclusion
The Honeycomb architecture is a novel fine grain parallel architecture which features an array of 
identical processing/memory/communication cells. It derives most of its potential from a uniform and 
unbiased structure. A Honeycomb can be configured to match nearly any planar topology. Cells are 
multi-purpose building blocks allocated to memory, processor, and communication functions as dictated 
by each algorithm.
The Honeycomb cell presented in this report demonstrates the feasibility of the Honeycomb concept. 
It permits three distinct modes of operation with a minimum of support hardware. Demonstration of a 
functional Honeycomb cell paves the way for further research concerned with mapping algorithms 





AAP2 is a cellular array intended primarily for image processing and CAD applications. It features 
pseudo-MIMD operation and a flexible interconnection network. AAP2 consists of a control unit (data 
buffer memory, instruction memory, and a scalar processor) and a 256 x 256 array of 1-bit processing 
elements.
Interconnection Network
Within the array, each processing element is connected to its eight nearest neighbors. Two input lines 
from each of the four nearest neighbors and one input line from the other four neighbors enter the PE. 
An equal number of output lines leave the PE. The output signals are a programmable combination of 
input signals and internal signals. AAP2 supports a single cycle, long distance data transfer through 
these communication lines.
Processing Element Architecture
Each 1-bit processing element contains an ALU, a versatile data transfer unit, a 9 x 16 bit register file, 
a 16-bit control register, and local memory. The register file, local memory, or the input signals from 
neighboring PEs serve as ALU inputs.
AAP2 is based on a two-address instruction format. Three types of instructions are supported: data 
transfer between the controller and the processor array, memory to register operations, and input signal 
to register operations.
AAP2 implements pseudo-MIMD control by modifying each instruction with the control register. 
Both ALU functions and data routing directions can be altered.
Processing Element Local Memory
Each processing element contains an 8K bit local memory.
Controller
The controller directs the overall operation of the processor array. It broadcasts 40-bit instructions to 
all the PEs.
Conclusion
The most noteworthy feature of the AAP2 architecture is the flexible interconnection network. It per­




The Content Addressable Array Parallel Processor (CAAPP) is a cellular array intended primarily for 
image processing applications. CAAPP consists of a controller and a 512 x 512 array of 1-bit pro­
cessing elements. Each PE contains a processor, local memory, and a small register file.
Interconnection Network
Each PE within the processor array is directly connected to each of its four nearest neighbors. 
Processing Element Architecture
Each PE contains contains six general purpose 1-bit registers, a 1-bit memory buffer, a 128-bit local 
memory, and a 5-function ALU.
Each instruction executes in a single two-phase cycle. During phase one, two source operands from 
the register file and/or memory buffer are applied as inputs to the ALU. The ALU also begins to per­
form the desired function. Each of the two ALU inputs is optionally complemented. Note that one of 
the ALU inputs is also the source for data transferred to neighbor PEs. During phase two, the result 
of the ALU operation or data transferred from a neighbor PE is written into either a register or the 
memory buffer. The ALU output is optionally complemented.
The ALU supports five functions: XNOR, NOR, complemented add, or passing either of the two ALU 
inputs.
CAAPP employs a read-modify-write operation to handle interactions with local memory. Each 
instruction contains a memory address field. During the first phase of instruction execution, the con­
tents of that memory location are copied into the memory buffer. The PE may Or may not select the 
memory buffer as an ALU input. Late during the second phase of instruction execution, the contents 
of the memory buffer are copied back into the same memory location. If the instruction modified the 
memory buffer, the memory location is correctly updated; if not, the memory location is unchanged.
PE masking is accomplished through a selective writeback facility. All PEs execute all instructions, 
but only those with an active activity register write results into the memory buffer or the register file. 
Note that each instruction may optionally override the masking facility.
The X register of each PE is directly connected to a response counter. The response counter allows 
the controller to determine the exact number of PEs responding to a particular query.
Processing Element Local Memory
As indicated in the previous section, each PE contains a 128-bit local memory.
Controller
The controller broadcasts instructions to all PEs. The processor array provides feedback to the con­
troller in three forms. The controller can detect whether any of the PEs have a particular status, count 
the PEs with a particular status, or select the first PE with a particular status.
Conclusion
The most noteworthy features of the CAAPP architecture are the read modify write operation and the 
selective writeback facility. They provide a simple mechanism to control PE masking. Note that these 




CAP (Cellular Array Processor) is an extended cellular array architecture intended primarily for image 
processing applications. CAP features overlapping of execution and I/O, pseudo-MIMD control, and a 
reconfigurable network.
CAP contains a'master controller, an I/O controller, a large array of 1-bit processing elements, and a 
large two-dimensional access memory.
Interconnection Network
The processor array consists of a square array of processing elements embedded in a square array of 
switching elements. Each switching element is connected to four PEs, several I/O lines, and several 
broadcast lines. Each switching element handles data transfers between PEs, communication between 
a PE and the switching element itself, and data transfers to and from an VO buffer. Each switching 
element has two special shift registers that allow it to overlap interprocessor data transfers with VO 
transfers.
It is not necessary that data in all switching elements move simultaneously in the same direction. The 
direction of data transfer is optionally specified by a flag in each switching element
Processing Element Architecture
Within the processor array, each 1-bit PE consists of a full adder, a register file, a partial-sum register, 
a control register, several status flags, and local memory.
CAP implements MIMD-like control with both an instruction modification function and an address 
modification function. All PEs receive the same instruction word from the controller, but each PE 
modifies the instruction word with its own control register. The address modification function allows 
each PE to access a different bit in the partial-sum register.
Processing Element Local Memory
CAP is an SIMD architecture, i.e. all PEs execute instructions broadcast by a central controller. 
Hence, each PE must contain enough local memory to accommodate only a portion of the data associ­
ated with an image processing application.
Controller
The master controller is responsible for overall control of CAP. It translates commands issued by a 
host computer into a sequence of microinstructions which it broadcasts to the processor array and the 
I/O controller. The I/O controller handles data transfers to and from the two-dimensional memory.
Conclusion
The most notable feature of the CAP architecture is the flexible data routing mechanism. Different 
PEs can transfer data in different directions in the same instruction cycle. The Honeycomb architec­




The Configurable, Highly Parallel (CHiP) computer is an MIMD multiprocessor architecture which 
integrates a programmable interconnection network with a fairly large set of processing elements. It 
offers the uniformity and locality characteristic of systolic arrays, but maintains the flexibility of a 
general purpose processor.
The CHiP computer consists of a large set of identical processing elements, a switch lattice, and a 
controller.
Interconnection Network
The switch lattice is the heart of the CHiP computer. It is a regular structure composed of programm­
able switches connected by data busses. The PEs are not connected to each other; instead they are 
inserted at regular intervals within the switch lattice.
The most important characteristics of the switch lattice are the corridor width (number of switches that 
separate two adjacent PEs) and the switch degree (number of incident data paths). Both influence PE 
utilization and the ease of embedding a particular interconnection pattern in a lattice. A corridor 
width of four and a switch degree of eight guarantee reasonable results for most applications. Note 
that a complete binary tree can be embedded in a square switch lattice with corridor width equal to 
one and switch degree equal to four with only a single unused PE.
Each switch in the lattice can store several configuration settings. A particular setting establishes a 
direct, static connection between two or more of the incident data busses.
Processing Element Architecture
CHiP is an MIMD architecture, i.e. PEs execute instructions stored in their local memories. Hence, 
each PE must be a full fledged processor. Each must also have an efficient interface to the switch lat­
tice so that it can selectively exchange information with the PEs to which it is connected.
Processing Element Local Memory
Since CHiP is an MIMD architecture, each local memory must be large enough to accommodate both 
code and data.
Controller
The CHiP controller directs the operation of the CHiP processor array. It has two primary functions.
1. The controller is responsible for loading both the appropriate configuration settings into switch 
memory and programs into PE local memory. The switch memories are loaded through a 
separate interconnection "skeleton" prior to actual processing (in parallel with PE program 
memory loading).
2. Immediately prior to processing, the controller broadcasts a command to all switches to invoke a 
particular configuration setting. When the controller initiates processing, all PEs synchronously 
execute instructions stored in their local memories. If a new phase of processing is required, the 
controller broadcasts, a command to all switches to invoke another configuration setting, effect 
tively restructuring the entire lattice with a single instruction.
Conclusion
The most noteworthy feature of the CHiP architecture is the switch lattice. It is responsible for a 




The Connection Machine is a massively parallel processor which integrates a cellular array into a 
packet-switched communication network. It consists of an array of processing elements, an array of 
routing units, and a controller. The routing units provide efficient and transparent communication 
between arbitrary pairs of processing elements.
Interconnection Network
Each processing element is directly connected to its four nearest neighbors. The PEs are also inter­
connected through a packet-switched network modeled on a Boolean n-cube topology. The network 
uses an adaptive routing algorithm.
There is a single routing unit for every 16 PEs. A router with address i is connected to a router with 
address j if i and j differ in a single bit position. Each router is responsible for injecting new mes­
sages from the PEs it serves into the network, forwarding messages between routing units, receiving 
and delivering messages to the PEs it serves, and buffering messages if the network becomes cong­
ested.
A PE initiates a message by sending a message packet to its Router-Data flag. The packet consists of 
an address followed by data. The router accepts or rejects the message based on its current loading. 
Notification of acceptance or rejection is relayed to the PE through its Router-Acknowledge flag. If 
the message is rejected, the PE simply retransmits at a later time.
Processing Element Architecture
Each processing element within the Connection Machine contains a serial arithmetic-logic unit, 4K bits 
of local memory, 8 general purpose flags, and 8 special purpose flags.
The instruction cycle consists of three phases. During the first phase, an operand bit is read from 
local memory. During the second phase, a second operand bit is read from local memory, a third 
operand is read from one of the flags, and the three operands are combined according to a specified 
logic operation. The operation produces two result bits. During the third cycle, the flag result is writ­
ten to an internal flag and the memory result is written to local memory.
During each instruction cycle, the NEWS flag is updated with the flag result from either the north, 
south, east or west neighbor.
All PEs receive the same instruction from the control unit, but, depending on the state of one of its 
flags, a PE may or may not execute the instruction.
Each group of 16 PEs is connected in a daisy-chain. The Daisy-Chain flag reads the flag output of 
the PE ahead of it on the daisy-chain. This allows the 16 PEs to function as a single 16-bit PE.
Processing Element Local Memory
As mentioned in the previous section, each processing element includes 4K bits of local memory. 
Controller
The microcontroller, under the direction of a conventional host, broadcasts nanoinstructions to the pro­
cessing elements. The host specifies high-level macroinstructions and the microcontroller translates 
them into a sequence of nanoinstructions.
There are two mechanisms for passing information from a PE to the microcontroller. First, local 




The most notable feature of the Connection Machine is its packet-switched communication network. 
The network allows efficient and transparent communication between arbitrary pairs of processing ele­
ments. Since the communication network is physically abstracted from the processor array, it may be 
possible to incorporate a similar network into the Honeycomb architecture.
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Introduction
DADO is a fine-grain parallel, tree-structured architecture designed to efficiently execute production 
systems (rale-based expert systems). A full-scale version of DADO consists of a large set of PE s 
interconnected to form a complete binary tree. Each PE contains a processor, a small amount of local 
memory, and a specialized I/O switch. “
DADO [31]
Interconnection Network
The I/O switch connects a PE to its parent and its left and right children. Each PE can execute in 
SIMD or MIMD mode. In SIMD mode, the PE executes instructions broadcast by some ancestor PE 
within the tree. The I/O switch accepts instructions from the parent PE and also passes the instruc­
tions to the left and right child PEs. In MIMD mode, the PE executes instruction stored in its local 
memory. Die I/O switch broadcasts the instructions read from local memory to its children and 
ignores any instructions broadcast by its parent.
When a PE enters MIMD mode, it and its descendents are effectively disconnected from its ancestors. 
The PE broadcasts instructions to be executed by its descendents, assuming they are in SIMD mode. 
Thus, the DADO machine can be logically divided into several partitions, each executing a distinct 
task (multiple SIMD execution). Die partitioning capability allows DADO to concurrently execute a 
large number of primitive pattern matching operations.
Processing Element Architecture
Due to the nature of the DADO application environment (production systems), each PE must contain a 
full fledged processor. Although details of the production version are scarce, the DADO prototypes 
are designed with 8-bit general purpose microprocessors.
Processing Element Local Memory
Since each PE is capable of executing in either SIMD or MIMD mode, the memory within each PE 
must be large enough to accommodate a portion of a production system interpreter (code) as well as 
productions and working memory elements (data). Die prototype PEs contain 16K bytes of local 
memory.
Controller
A single conventional microprocessor, adjacent to the root of the DADO tree, controls the operation of 
the entire ensemble of PEs. Among other things, the controller determines the configuration of the 
DADO tree, i.e. which PEs execute in SIMD mode and which PEs execute in MIMD mode.
Conclusion
The most noteworthy feature Of the DADO architecture is the reconfigurable multiple-SIMD tree struc­




The ICL DAP (Distributed Array Processor) is a 4096 element processor array. It consists Of a con­
trol unit, an interconnection network, and a 64 x 64 array of 1-bit processing elements.
Interconnection Network
The DAP has both a local interconnection network and a global interconnection network. Each pro­
cessing element is directly connected to its four nearest neighbors. Edge processors are connected to 
each other in a cyclic fashion. Note that the edge connections may be disabled under program con­
trol. Each PE is also connected to a row highway and a column highway. DAP contains 64 row 
highways and 64 column highways which can send or receive data from a set of 64-bit registers 
within the control unit
Processing Element Architecture
Each PE within the processor array contains a fairly simple 1-bit processor, 4K bits of local memory, 
and a programmable activity register. Certain instructions are ignored if the activity register is reset.
Processing Element Local Memory
As mentioned in the previous section, each PE contains 4K bits of local memory. Note, however, that 
the local memories can be configured as one large 2M byte memory for I/O operations.
Controller
The control unit broadcasts instructions to the processor array. One important instruction causes each 
PE to AND the contents of its activity register onto either a row or column highway. A designated 
register within the control unit is then loaded with the status of the set of 64 highways.
Conclusion
The most notable feature of the DAP architecture is the ability to configure the local memories as a 
large one-dimensional memory. Unfortunately, the scheme is infeasible in a cellular array containing a 




The Hughes 3-D Cellular Array is a massively parallel SIMD architecture intended for two- 
dimensional image and signal processing. The system consists of a controller and a N x N array of 
identical 1-bit processing elements contained on a stack of silicon wafers. The processing elements 
are arranged horizontally, with the components of each PE assembled vertically. Each wafer in the 
stack contains an N x N array of one particular resource (memory, accumulator, replicator, counter, or 
comparator). The wafers are connected by address, data, and control busses that pass vertically 
through the stack.
Interconnection Network
Most interprocessor communication is handled by the memory wafer. Each cell in the memory wafer 
is directly connected to its four nearest neighbors. The replicator wafer, however, allows data to be 
broadcast across the entire array or N data values to be broadcast down the N columns of the array.
Processing Element Architecture
Each 1-bit processing element is composed of several components: accumulator, memory, replicator, 
counter, and comparator. The components are connected via a 1-bit data bus.
Most of the processing in the 3-D computer occurs in the memory and accumulator wafers. Each cell 
in these two wafers contains a 16-bit shift register and circuitry for assorted logical functions.
The memory shift register is used to store data and to transfer data to and from adjacent PEs. The 
memory cell can store the logical OR of any subset of its data sources (N, S, E, W, data bus, shift 
register). It can also invert data output to the data bus to facilitate twos-complement subtraction.
The accumulator cell is similar to the memory cell except a full adder is included and there is no 
nearest neighbor connection.
Each cell in the counter wafer contains a 5-bit counter which can count the number of times a particu­
lar event occurs.
Each cell in the comparator wafer contains a 16-bit shift register. A comparison value may be loaded 
into this register and compared to the contents of the memory or accumulator shift register. The com­
parator cell has three outputs: greater than, less than, and equal.
The replicator plane can be used to perform certain binary operations such as determining whether a 
given region of the array contains any data.
Processing Element Local Memory
Each processing element contains several 16-bit shift registers. This is the full extent of local 
memory.
Controller
The control unit is responsible for program storage and sequencing, as well as control of the processor 
array. The controller communicates with the array through address and control busses that pass 
through all the wafers.
Conclusion
The most noteworthy feature of the Hughes 3-D computer is its three-dimensional structure. Depend­
ing on the-application, different sets of wafers can be combined to form a functional system. Such a 
strategy increases flexibility and parallelism. In artificial intelligence applications, it may be beneficial 
to design a new wafer which houses a partial or complete interconnection network.
Hughes 3-D Cellular Array [13]
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Introduction
The Linkoping Image Parallel Processor (LIPP) is a cellular array intended mainly for image process­
ing. LIPP consists of a controller and a 16 x 16 array of 1-bit processing elements.
Interconnection Network
Each PE is connected to its eight nearest neighbors. A PE can read data from a neighbor memory 
just as it can read data from its own local memory. A PE cannot, however, write data in a non-local 
memory.
Processing Element Architecture
Each 1-bit processing element contains an ALU, two variable length shift registers, a shiftable index 
register, a shiftable up/down counter, a 1-bit counter enable register, a carry register, a 1-bit PE enable 
register to allow data dependent masking, a 1-bit status register to signal a condition to the controller, 
and a 64K-bit local memory.
ALU inputs include the shift register outputs, the counter output, the counter enable register, local 
memory, and each of eight neighbor memories. Destinations for ALU results include the carry regis­
ter, the shift register inputs, the counter input, the index register input, the status register, the counter 
enable register, the PE enable register, and local memory. Note that while a PE may read data from a 
neighbor memory, it may not write to that memory.
Processing Element Local Memory 
Each PE possesses a 64K-bit local memory.
Controller
The controller directs the overall execution of the processor array. It is responsible for loading image 
data into the array and broadcasting instructions to the array
Conclusion
The most interesting feature of the LIPP processor is the ability to read from but not write to the eight 





The MlTKE processor is a massively parallel processor intended primarily for artificial intelligence 
applications. The processor features efficient communication between arbitrarily chosen processor 
pairs, hardware message routing support, and self-adjustment to processor absence or failure.
The MITRE processor imposes a hierarchical grouping of processing elements. An array of 16 x 16 
processing elements is constructed on a wafer and is interconnected with a system of relatively short 
communication busses. A 16 x 16 array of wafers is arranged on a rack and is interconnected with 
. the same bus structure found on a wafer. Finally, 16 racks are stacked to form a network of one mil­
lion processors. The racks are connected through a set of relatively short communication busses 
oriented orthogonal to each rack.
Interconnection Network
Interprocessor communication relies on a regular bus structure and a message passing mechanism. 
Each processing element is connected to four busses: two oriented horizontally and two oriented vert­
ically. Each bus is connected to either 8 or 16 PEs. All PEs are responsible for bus arbitration (to 
avoid loss of the bus due to loss of the arbiter); all processor to processor communication is buffered; 
and routing of messages is a local function performed by each PE.
Message passing proceeds as follows. The PE message passing logic receives messages from within 
the PE and from each of its four ports. It selects a message and an initial port according to a well 
defined algorithm. The selected destination address is decoded to yield a 16-bit word. Each bit in the 
word corresponds to a PE connected to the port and is set if the PE lies in the direction of the final 
destination. Then the PE bus arbiter requests control of the bus. If the cell gains control of the bus, 
its reads a 16-bit word that has the same bit-to-cell correspondence as the decoded destination address; 
the set bits identify each cell that is free to accept a message. The arbiter compares the two 16-bit 
words and chooses one bit that matches. Then it forwards the message to the matching PE. If there 
is no match or control of. the bus is not granted, the destination address decoder tries the next port, If 
unsuccessful at each of the other three ports, the destination address decoder mOves on to die next 
message.
Processing Element Architecture
Each PE within the MITRE processor is a full fledged processor. It contains a CPU, local memory, 
message passing logic, and four I/O ports. The prototype system uses MC68000 microprocessors to 
emulate the PEs.
Processing Element Local Memory
Each PE contains several K-bytes of local memory.
Controller
The central controller has overall responsibility for the processor array.
Conclusion
The most noteworthy feature of the MITRE processor is the bus-structured message passing mechan­
ism. Since dynamic message passing is quite important in many AI applications, a variation of the 




The Massively Parallel Processor (MPP) is an SIMD processor array intended primarily for image pro­
cessing applications. The system consists of a 128 x 128 array of 1-bit processing elements, an array 
control unit, and a staging memory which buffers and reformats data transferred to and from the pro­
cessor array.
Interconnection Network
Each processing element within the array is directly connected to its four nearest neighbors. The con­
nections between edges of the array are under program control. The top and bottom edges can either 
be connected or left open. The left and right edges allow four topologies: open, cylindrical, open 
spiral, and closed spiral. All PEs simultaneously transfer data in die same direction.
Processing Element Architecture
Each 1-bit processing element within the processor array contains 6 1-bit registers (A, B, C, G, P, S), 
a shift register with a programmable length, local memory, a full adder, and other logic.
Logic operations combine the state of the P register with the state of the date bus to yield a new state 
for the P register.
All routing operations transfer the contents of the P register to a neighboring P register. Recall that 
all PEs transfer data simultaneously in the same direction.
The only arithmetic operation explicitly supported is addition. The adder adds the contents of the 
carry bit in C, the A register, and the P register. It stores the sum bit in the B register and updates 
the carry register. Successive sum bits are stored in local memory and/or in the shift register for later 
operations.
The G register holds a mask bit which controls PE activity. Note that each instruction may override 
this masking facility.
The S registers within each row of the processor array are connected together to allow input and/or 
output data to shift across the array. An entire plane of date can be shifted across the array while 
date processing is in progress. One cycle is required to transfer a plane of data between the S regis­
ters and local memory.
Processing Element Local Memory
The initial configuration of the MPP includes lK-bits of local memory per PE. Storage is expandable 
to 64K-bits per PE.
MPP [2]
Controller
The array control unit consists of three independently operating control units: the PE control unit, the 
I/O control unit, and the main control unit
The PE control unit broadcasts instructions to the processor array. Each instruction contains one or 
more operations as well as a memory address. Note that it is possible to combine an arithmetic opera­
tion and a logic or routing operation in a single instruction.
The I/O control unit controls the S registers and the staging memories.
The main control unit sends commands to the PE control unit and the I/O control unit These com­
mands are subsequently translated into sequences of appropriate microinstructions.
Conclusion
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The most noteworthy characteristics of the MPP are its simplicity and regularity. Unfortunately, by 




NETL is a marker-passing massively parallel architecture for representing knowledge in the form of 
semantic networks. In theory, NETL is composed of an extremely large set of simple processing ele­
ments (nodes) and a correspondingly large set of dedicated bidirectional connections (links) between 
those processing elements. An "element" in NETL is composed of a single node and a four-wire link. 
Nodes communicate by passing single-bit markers across links. The links are dedicated private lines, 
enabling a lot of marker traffic to proceed in parallel. A NETL system is wired up to form the nodes 
and links of a semantic network.
If NETL is completely hard wired, it is extremely costly (if not impossible) to add new private links 
as new information is added to the network. In addition, with a hard wired implementation, it is 
impossible to use the same network with different knowledge bases.
This summary describes a 960 element processor array and a flexible switching network which are 
timeshared to implement a NETL system of 960 or more elements.
Interconnection Network
The switching network that establishes links between nodes is called a hashnet. It a 960 x 960 
seldom-blocking switching network. The heart of the hashnet is a 15-way selector cell. It connects 
its input to any of its 15 outputs according to the contents of a four-bit state register. A value of zero 
indicates the cell is unused, i.e. its input is not connected to any output. Fifteen of these cells are 
combined (the outputs of all cells are wired together) to form a 15 x 15 switching element. The 
switching elements are arranged in four consecutive 128 x 1 rows. The outputs (1920) of each row 
are wired to the inputs (1920) of the next row with a fixed but randomly chosen pattern of wires.
Each of the 960 processing elements is randomly connected to two inputs in the first row of switching 
elements and two outputs in the last row of switching elements. (Note that these connections 
correspond to a single link. The network is timeshared to create the effect of multiple links.) To 
establish a connection from a given input to a given output, a marking signal is broadcast from the 
input to all selector cells and outputs that can be reached. Only non-busy cells participate in this pro­
cess. If the signal reaches the desired output, one of the marked paths is traced back to the source, 
with the selector cells along the way being set up appropriately. Note that an occasional failure to 
find a connection is not disastrous. Since each node in NEIL contains four links, the hashnet is 
timeshared 4 ways for every set of 960 elements. If we fail to find a connection, we simply try a dif­
ferent link; i.e. a different time slice.
Processing Element Architecture
The NETL processing element contains a unique serial number, 16 write-once flag-bits which indicate 
the type of the element, and 16 read/write marker bits which indicate the current state of the element
The processing elements execute commands broadcast by the controller. Commands typically specify 
that all elements with a particular bit-pattem send a 1-bit signal across either incoming or outgoing 
link-wires, and that any element receiving such a signal should set or clear certain marker bits.
It is also possible to direct a command to a single element, or to get an element with a particular bit- 
pattem to report its serial number over the common bus.
Processing Element Local Memory




The marker-passing mechanism is under the overall control of an external controller. It broadcasts 
commands to the NETL elements.
Conclusion
The most noteworthy feature of the NETL system is the hashnet. Because of its random internal 
structure and redundancy (1920 inputs and 1920 outputs for 960 processors), the hashnet nearly always 
provides 960 unblocked bidirectional links between arbitrary pairs of processing elements. Since most 
artificial intelligence applications require communication between arbitrary pairs of processing ele­
ments, the Honeycomb architecture may employ a variation of the hashnet.
-26 -
Introduction
NON-VON 4 is a massively parallel MSIMD tree-structured architecture intended for commercial data 
processing. The system consists of a tree-structured SIMD processor array and a number of large pro­
cessing elements (LPEs) capable of serving as a control processor for a portion of the tree structure.
Interconnection Network
Within die processor array, each PE is connected to its parent PE and its left and right child PEs. In 
addition, each PE above a certain level in the tree structure is connected to an LPE. The set of LPEs 
are interconnected through a high bandwidth multistage interconnection network.
Processing Element Architecture
Each PE within the processor array is a simple custom 8-bit processor. Each LPE, however, is an 
off-the-shelf microprocessor such as a 68000.
Processing Element Local Memory
Each PE within the processor array contains 64 bytes of local memory. Each LPE, however, contains 
from 500K to 1M bytes of local memory.
Controller
Each LPE can serve as a controller for a portion of the processor array. It broadcasts instructions to 
the PEs under its control.
Conclusion
The most noteworthy feature of the NON-VON architecture is the inclusion of several control proces­
sors. Each controller can oversee the operation of a portion of the processor array. Unfortunately, a 




The PROPAL H Computer is a linear SIMD processor array containing 128 to 2048 1-bit processing 
elements.
Interconnection Network
Each PE is connected to the PEs immediately before and after it in the linear array. In a single 
instruction cycle, a PE can transfer up to 16 bits of information to a neighbor PE.
Processing Element Architecture
Tyh l-bit processing element contains an ALU, local memory, a conditional flag, and a 16-bit "lift 
register”. ALU operations include all boolean functions, addition, multiplication step, and conditional 
shift
The lift register serves two functions. It can function as a pair of memory address registers or it can 
function as a shift register to facilitate interprocessor communication. In a single instruction, the lift 
register can transfer up to 16 bits of information to a neighbor PE or the controller. The lift register 
can be recirculated, loaded with data from another PE, or loaded by the control unit.
Processing Element Local Memory
Each PE employs a two-level hierarchy of local memory. The low level of the hierarchy consists for 
256 bits of fast memory. The high level consists of 4K or 16K bits of significantly slower memory.
Controller
The control unit is responsible for overall control of the processor array. It broadcasts instructions to 
the processor array.
Conclusion
The most notable feature of the PROPAL II Computer is the lift register. It enables a single instruc­
tion to orchestrate the transfer of up to 16 bits of data. If the Honeycomb architecture could benefit 




The Pyramid Computer is a massively parallel processor intended for image processing, graphics, and 
spatial problem solving. The architecture consists of a pyramidal array of 1-bit processing elements 
executing in SIMD mode. The system effectively combines features of both mesh-connected architec­
tures and tree machines.
Interconnection Network
Each processing element (except those on the periphery of the pyramidal structure) is directly con­
nected to thirteen other PEs: eight neighbors on the same level, four children in the next lower level, 
and one parent on the next higher level. If the lowest level of the pyramid contains X PEs, the entire 
pyramid contains about (4/3)X PEs.
Processing Element Architecture
Each 1-bit processing element contains an ALU, a 1-bit P register, thirteen inputs, a programmable 
enable register, and local memory. All interprocessor communication is routed through die P register.
Each PE is capable of several types of instructions: pattern matching, loading and storing the P regis­
ter, and register to memory bit-serial arithmetic. Pattern matching consists of comparing a 14-symbol 
pattern broadcast by the controller against the contents of all P registers accessible to the PE. Each 
symbol is 0, 1, or "don’t care".
Processing Element Local Memory
The Pyramid Computer is an SIMD architecture, i.e. all PEs execute instructions broadcast by the con­
troller. Each PE must contain enough local memory to accommodate the data required by a particular 
application.
Controller
The controller broadcasts instructions to the processor array. An instruction word includes a function 
along with either a local memory address or a pattern.
At one edge along the base of the pyramid is a special border register, one bit of which is directly 
connected to each of the edge PEs. Most data transfers between the controller and the processor array 
are routed through this border register.
The controller can also perform a global OR of the contents of all P registers.
Conclusion
The most noteworthy feature of the Pyramid architecture is the pyramid structure itself. Unfortunately, 




The Reconfigurable Cellular Array Processor (RCAP) is a large-scale processor array intended for 
image processing applications.
The system contains a square array of memory-augmented processing elements interconnected in either 
a mesh configuration or a tree configuration. The mesh configuration is suited to pixel-level image 
processing; the tree configuration is suited to region-level image processing. Because the processor 
array is easily reconfigured, pixel-level and region-level image processing can be completed without 
loading the processed image to and from the host computer after pixel-level operations have com­
pleted.
Interconnection Network
RCAP is a square array of processing elements. Within each row of the array, each PE is directly 
connected to its left and right neighbors. The PEs at the ends of the rows are also connected together. 
Adjacent rows in the array are connected through a bidirectional omega network.
Processing Element Architecture
The RCAP architecture does not place many specific requirements on the PE architecture. All PEs 
must execute all arithmetic and logic functions necessary for typical image processing applications. In 
addition, each PE must efficiently exchange information with the PEs to which it is connected.
Processing Element Local Memory
RCAP is an SIMD architecture, i.e. the PEs execute instructions broadcast by a processor controller. 
PE local memory must only accommodate the image data operated on by the PE.
Controller
Each row in the processor array contains three controllers: a data controller, a processor controller, 
and a network controller.
The data controller controls the transfer of data from the host computer to the PEs. The network con­
troller controls the configuration of the bidirectional omega network. The processor controller broad­
casts instructions to the PEs. It can also activate or deactivate any processor within the row.
Before execution begins, the host loads three sets of data: data for the PEs, programs for the processor 
controllers, and a set of predefined configurations for the network controllers. When the host executes 
a command, it specifies an upper and a lower row address. Hence, the host may load a set of succes­
sive controllers with the same information (at the same time).
Conclusion
The most noteworthy feature of the RCAP architecture is the reconfigurable interconnection network. 
While dynamic reconfiguration is important to the Honeycomb architecture, the Honeycomb architec­




The Semantic Network Array Processor (SNAP) is a cellular array intended for AI applications that 
use semantic networks to represent knowledge. The architecture consists of an array of identical 
microprogrammed processing elements. Each processing element contains a processor, a content 
addressable memory, and a communication unit, hi typical applications, each PE is dedicated to one 
node in a semantic network.
Interconnection Network
Each PE is connected to its four nearest neighbors. All interprocessor communication is based on a 
message-passing mechanism. To send a message, a PE must specify the actual message as well as the 
address of the destination PE. The routing mechanism is described in the next section.
Processing Element Architecture
Each processing element contains a content addressable memory (CAM), a microprogrammed process­
ing unit (PU), and a communication unit (CU). Recall that each PE is dedicated to a node within a 
semantic network.
The CAM consists of cell memory and pointer memory. The cell memory defines the node which is 
assigned to the PE. The pointer memory stores both relation names and addresses of other nodes 
(PEs) that relate to this node. The pointer memory stores addresses of nodes (PEs) that point to this 
node and addresses of nodes that this node points at. The CAM also contains 16 general purpose 
flags.
The PU processes the contents of CAM and controls the communication unit. It contains a small set 
of general purpose registers, a control store, and an ALU. PU functions have the following general 
format (<opcode> <argl> <arg2> <arg3>), where <opcode> defines the instruction, <argl> and 
<arg2> are conditions to be matched, and <arg3> is a flag to be set when those two conditions are 
matched. <argl> and <arg2> can be nodes, relations, flags, or "don’t care".
The CU handles data transfers between PEs. A data transfer instruction consists of several two phase 
(process phase and send phase) cycles. During process phase, die PU pops the top packet off its 
FIFO input queue and places the packet in the packet register (if it is destined for another PE). In 
send phase, the CU checks the packet register, compares the address of the destination PE to the 
address of the current PE, and determines the next immediate destination according to some routing 
algorithm. The data packet is then sent to the input queue of the next PE. If that input queue is full, 
the CU holds the packet until there is space available in that queue.
Processing Element Local Memory
the local memory associated with each PE is the content addressable memory described in the previ­
ous section.
Controller
The controller oversees the operation of the processor array. It broadcasts instructions to the PEs over 
a global bus. It can also retrieve information from a particular PE by either matching the contents of 
its CAM or specifying its address.
Conclusion
The most noteworthy feature of the SNAP architecture is the message passing mechanism. The archi­
tecture recognizes the power of message passing in artificial intelligence applications. While it is 
unlikely that the Honeycomb architecture will incorporate a message passing facility, it should be
SNAP [26]
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capable of dynamically establishing a communication link between two widely separated PEs.
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Introduction
VASTOR (Vector Associative Store, Toronto) is a word-parallel, bit-serial linear associative array pro­
cessor intended to provide a cost effective means to enhance vector and associative processing capabil­
ities in small computer systems.
VASTOR contains a controller and a large set of 1-bit processing elements operating in SIMD mode. 
Each PE contains a processor and a small amount of local memory. PEs are logically combined into 
8-PE groups called phrases for convenience during I/O operations.
Interconnection Network
VASTOR uses simple daisy chained connections between PEs. Interprocessor communication is res­
tricted to the PEs immediately before and after the PE in the linear array. Each PE can reference the 
result registers of the PEs directly before and after it as if they were part of its own register file.
VASTOR [36]
Processing Element Architecture
Each PE contains an ALU, 8 general purpose 1-bit registers, a result register, a memory buffer, a sum 
reduction circuit, an output enable register, and a carry bit. All transfers between the PE and its local 
memory are routed through the memory buffer.
All instructions are executed in a 4-phase cycle. During the first two phases, two source operands are 
transferred from the register file to the ALU input buffers. During the third phase, the ALU performs 
the desired function and during the fourth phase, the ALU Oulput is routed to a register or the memory 
buffer. VASTOR supports a fully orthogonal 3-address instruction format
The ALU supports 4 functions: XOR, AND, OR, and ADD. OR and AND set and reset the carry bit, 
respectively, while XOR leaves the carry bit unchanged.
VASTOR employs a read-modify-write operation to handle interactions with local memory. Each 
instruction specifies a destination memory address. During the third phase of instruction execution, the 
contents of the destination memory location are copied into the memory buffer. Late during the fourth 
phase of instruction execution, the contents of the memory buffer are copied back into the same 
memory location. If the instruction modified the memory buffer, the memory location is correctly 
updated; if not, the memory location is unchanged.
PE masking is accomplished through a selective writeback facility. All PEs execute all instructions, 
but only those with an active activity register write results into the memory buffer or the register file. 
Note that each instruction may optionally override the masking facility.
The result register of each PE is directly connected to a sum reduction circuit. The summation cir­
cuits are daisy chained from PE to PE. The final output of the sum reduction operation indicates 
whether the number of responders is 0, 1, or greater than 1.
Each PE is also connected to a common 8-bit I/O bus. In bit-parallel I/O mode, the I/O bus is con­
nected to the 8 general purpose registers of a single PE. In bit-serial I/O mode, the result register of 
each PE in a phrase (group of 8 PEs) is connected to one line on the I/O bus.
Processing Element Local Memory
Part* PE within the processor array is connected to several K-bits of local memory.
Controller
The controller translates high-level commands from a host computer into sequences of microinstruc­
tions that control the processing array.
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Most communication between the controller and the processor array occurs across the I/O bus. The 
controller may also use the sum reduction circuitry to determine the relative number of PEs responding 
to a particular query. Then the controller may select the responding PEs one at a time.
Conclusion
The most notable features of the VASTOR architecture are the read modify write operation and the 
selective writeback facility. They provide a simple mechanism to control PE masking. Note that these 
features could easily be incorporated into the Honeycomb architecture.
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Figure 3. I/O and miscellaneous logic.
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Figure 4. Switch controllers (2 of 8).
TO NORTH CELL <TS)
SWITCH
TO NORTHERST CELL (TSW)
SWITCH
Signal Name Definition
DN Data Signal from North Cell
DS Data Signal from South Cell
DE Data Signal from East Cell
DW Data Signal from West Cell
D Internal Data Signal
TN Transmit Signal from North Cell
TNE Transmit Signal from Northeast Cell
TE Transmit Signal from East Cell
TSE Transmit Signal from Southeast Cell
TS Transmit Signal from South Cell
TSW Transmit Signal from Southwest Cell
TW Transmit Signal from West Cell
TNW Transmit Signal from Northwest Cell
A0-A2 Cell Address (x-coordinate)




C0-C2 Cell Select (x-coordinate)











C22 Load I/O Register
C23 Override Enable Register
(b)








Figure 6. Modes of operation.
Cell Address Operand Source
Y = Ysrc Xsrc < 0 West
Xsrc ^ O' East
Y * Ysrc Ysrc < 0 South
Ysrc ^ 0 North
Xsrc = C0-C2 
Ysrc = C3-C5
Figure 7. External operand source selection.
Cell Address Result Source
X * 0 X <0 East
X>0 West
X II o Y < 0 North
Y > 0 South
Figure 8. External result source selection.





Figure 9. Honeycomb cell efficiency.
Implementation Transistor Count Percent Utilization
4K Processing Element 26,570 38
64-Cell Cluster 69,248 .--
Figure 10. Processor cluster efficiency.
PI Processing Cluster
Figure 11. Extended mesh pattern 
embedded in honeycomb
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Figure 12. Tree interconnection pattern, (a) Symbolic 
pattern, (b) Tree embedded in Honeycomb.
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Figure 13. FFT interconnection pattern, (a) Symbolic
pattern, (b) Pattern embedded in Honeycomb.
